FIG. 1A




FIG. 1B







FIG. 1C



F/G. 1D









FIG. 2A

FIG. 2B



F/G. 3A

Parameter	Symibol	Conditions	) kina	typ max	x   Units	its
Power Supply 10	PVDD		1.25	2.5	\	1
Power Supply CORE	CVDD	CVDD ≤ PVDD	1.25	2.5	2	,
Power Dissipation 10	P <sub>IO</sub>	775 6 3371	0	0.13	μW/tap/	tap,/
Power Dissipation CORE	PCORE	∨ <i>DD</i> =2.3∨	0	0.18	kHz	ZĮ
Input High Voltage	$V_{ m IH}$		۸d	PVDD	\	1
Input Low Voltage	V <sub>IL</sub>			0		1
Master Clock Frequency	FCLK	VDD=2.5V	0	37	MHz	-1z
Interface Clock Frequency	FCLK INT	,	4≥	< FCLK/2	MHz	Ιz
Supply at FCIK=20MHz	VDD		1.6		\	,

FIG. 3B




FIG. 3C

FIG. 3D






FIG. 4A





F/G. 4C




FIG. 4D

FIG. 4E